1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Exynos78x0 pinctrl driver.
*
* Copyright (c) 2020 Dzmitry Sankouski ([email protected])
*
* based on drivers/pinctrl/exynos/pinctrl-exynos7420.c :
* Copyright (C) 2016 Samsung Electronics
* Thomas Abraham <[email protected]>
*/
#include <dm.h>
#include <errno.h>
#include <asm/io.h>
#include <dm/pinctrl.h>
#include <dm/root.h>
#include <fdtdec.h>
#include <asm/arch/pinmux.h>
#include "pinctrl-exynos.h"
static const struct pinctrl_ops exynos78x0_pinctrl_ops = {
.set_state = exynos_pinctrl_set_state
};
/* pin banks of exynos78x0 pin-controller 0 (ALIVE) */
static const struct samsung_pin_bank_data exynos78x0_pin_banks0[] = {
EXYNOS_PIN_BANK(6, 0x000, "etc0"),
EXYNOS_PIN_BANK(3, 0x020, "etc1"),
EXYNOS_PIN_BANK(8, 0x040, "gpa0"),
EXYNOS_PIN_BANK(8, 0x060, "gpa1"),
EXYNOS_PIN_BANK(8, 0x080, "gpa2"),
EXYNOS_PIN_BANK(5, 0x0a0, "gpa3"),
EXYNOS_PIN_BANK(2, 0x0c0, "gpq0"),
};
/* pin banks of exynos78x0 pin-controller 1 (CCORE) */
static const struct samsung_pin_bank_data exynos78x0_pin_banks1[] = {
EXYNOS_PIN_BANK(2, 0x000, "gpm0"),
};
/* pin banks of exynos78x0 pin-controller 2 (DISPAUD) */
static const struct samsung_pin_bank_data exynos78x0_pin_banks2[] = {
EXYNOS_PIN_BANK(4, 0x000, "gpz0"),
EXYNOS_PIN_BANK(6, 0x020, "gpz1"),
EXYNOS_PIN_BANK(4, 0x040, "gpz2"),
};
/* pin banks of exynos78x0 pin-controller 3 (ESE) */
static const struct samsung_pin_bank_data exynos78x0_pin_banks3[] = {
EXYNOS_PIN_BANK(5, 0x000, "gpc7"),
};
/* pin banks of exynos78x0 pin-controller 4 (FSYS) */
static const struct samsung_pin_bank_data exynos78x0_pin_banks4[] = {
EXYNOS_PIN_BANK(3, 0x000, "gpr0"),
EXYNOS_PIN_BANK(8, 0x020, "gpr1"),
EXYNOS_PIN_BANK(2, 0x040, "gpr2"),
EXYNOS_PIN_BANK(4, 0x060, "gpr3"),
EXYNOS_PIN_BANK(6, 0x080, "gpr4"),
};
/* pin banks of exynos78x0 pin-controller 5 (NFC) */
static const struct samsung_pin_bank_data exynos78x0_pin_banks5[] = {
EXYNOS_PIN_BANK(4, 0x000, "gpc2"),
};
/* pin banks of exynos78x0 pin-controller 6 (TOP) */
static const struct samsung_pin_bank_data exynos78x0_pin_banks6[] = {
EXYNOS_PIN_BANK(4, 0x000, "gpb0"),
EXYNOS_PIN_BANK(3, 0x020, "gpc0"),
EXYNOS_PIN_BANK(4, 0x040, "gpc1"),
EXYNOS_PIN_BANK(4, 0x060, "gpc4"),
EXYNOS_PIN_BANK(2, 0x080, "gpc5"),
EXYNOS_PIN_BANK(4, 0x0a0, "gpc6"),
EXYNOS_PIN_BANK(2, 0x0c0, "gpc8"),
EXYNOS_PIN_BANK(2, 0x0e0, "gpc9"),
EXYNOS_PIN_BANK(7, 0x100, "gpd1"),
EXYNOS_PIN_BANK(6, 0x120, "gpd2"),
EXYNOS_PIN_BANK(8, 0x140, "gpd3"),
EXYNOS_PIN_BANK(7, 0x160, "gpd4"),
EXYNOS_PIN_BANK(5, 0x180, "gpd5"),
EXYNOS_PIN_BANK(3, 0x1a0, "gpe0"),
EXYNOS_PIN_BANK(4, 0x1c0, "gpf0"),
EXYNOS_PIN_BANK(2, 0x1e0, "gpf1"),
EXYNOS_PIN_BANK(2, 0x200, "gpf2"),
EXYNOS_PIN_BANK(4, 0x220, "gpf3"),
EXYNOS_PIN_BANK(5, 0x240, "gpf4"),
};
/* pin banks of exynos7870 pin-controller 7 (TOUCH) */
static const struct samsung_pin_bank_data exynos78x0_pin_banks7[] = {
EXYNOS_PIN_BANK(3, 0x000, "gpc3"),
};
const struct samsung_pin_ctrl exynos78x0_pin_ctrl[] = {
{
/* pin-controller instance 0 Alive data */
.pin_banks = exynos78x0_pin_banks0,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks0),
}, {
/* pin-controller instance 1 CCORE data */
.pin_banks = exynos78x0_pin_banks1,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks1),
}, {
/* pin-controller instance 2 DISPAUD data */
.pin_banks = exynos78x0_pin_banks2,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks2),
}, {
/* pin-controller instance 4 FSYS data */
.pin_banks = exynos78x0_pin_banks4,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks4),
}, {
/* pin-controller instance 6 TOP data */
.pin_banks = exynos78x0_pin_banks6,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks6),
},
{/* list terminator */}
};
/*
* In Exynos7870, the CCORE block is named as MIF instead. As the
* pinctrl blocks are sorted in lexical order of their names, the
* order isn't the same as Exynos7880.
*/
const struct samsung_pin_ctrl exynos7870_pin_ctrl[] = {
{
/* pin-controller instance 0 Alive data */
.pin_banks = exynos78x0_pin_banks0,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks0),
}, {
/* pin-controller instance 1 DISPAUD data */
.pin_banks = exynos78x0_pin_banks2,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks2),
}, {
/* pin-controller instance 2 ESE data */
.pin_banks = exynos78x0_pin_banks3,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks3),
}, {
/* pin-controller instance 3 FSYS data */
.pin_banks = exynos78x0_pin_banks4,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks4),
}, {
/* pin-controller instance 4 MIF data */
.pin_banks = exynos78x0_pin_banks1,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks1),
}, {
/* pin-controller instance 5 NFC data */
.pin_banks = exynos78x0_pin_banks5,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks5),
}, {
/* pin-controller instance 6 TOP data */
.pin_banks = exynos78x0_pin_banks6,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks6),
}, {
/* pin-controller instance 7 TOUCH data */
.pin_banks = exynos78x0_pin_banks7,
.nr_banks = ARRAY_SIZE(exynos78x0_pin_banks7),
},
{/* list terminator */}
};
static const struct udevice_id exynos78x0_pinctrl_ids[] = {
{ .compatible = "samsung,exynos78x0-pinctrl",
.data = (ulong)exynos78x0_pin_ctrl },
{ .compatible = "samsung,exynos7870-pinctrl",
.data = (ulong)exynos7870_pin_ctrl },
{ }
};
U_BOOT_DRIVER(pinctrl_exynos78x0) = {
.name = "pinctrl_exynos78x0",
.id = UCLASS_PINCTRL,
.of_match = exynos78x0_pinctrl_ids,
.priv_auto = sizeof(struct exynos_pinctrl_priv),
.ops = &exynos78x0_pinctrl_ops,
.probe = exynos_pinctrl_probe,
.bind = exynos_pinctrl_bind,
};
|
