summaryrefslogtreecommitdiff
path: root/drivers/power/domain/mt7622-power-domain.c
blob: 13f2154e145b7051b199ea4e3a57d1265a6567af (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2018 MediaTek Inc.
 * Copyright (C) 2026 BayLibre, SAS
 * Author: Ryder Lee <[email protected]>
 *         Julien Stephan <[email protected]>
 */

#include <dm.h>
#include <dt-bindings/power/mt7622-power.h>
#include <linux/bitops.h>

#include "mtk-power-domain.h"

static const struct mtk_scp_domain_data mt7622_scp_domain[] = {
	[MT7622_POWER_DOMAIN_ETHSYS] = {
		.sta_mask = PWR_STATUS_ETHSYS,
		.ctl_offs = SPM_ETHSYS_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.bus_prot_mask = (BIT(3) | BIT(17)),
	},
	[MT7622_POWER_DOMAIN_HIF0] = {
		.sta_mask = PWR_STATUS_HIF0,
		.ctl_offs = SPM_HIF0_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.bus_prot_mask = GENMASK(25, 24),
	},
	[MT7622_POWER_DOMAIN_HIF1] = {
		.sta_mask = PWR_STATUS_HIF1,
		.ctl_offs = SPM_HIF1_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.bus_prot_mask = GENMASK(28, 26),
	},
};

MTK_SCP_SOC_DATA(mt7622, mt7622_scp_domain);

static const struct udevice_id mt7622_power_domain_ids[] = {
	{
		.compatible = "mediatek,mt7622-scpsys",
		.data = (ulong)&mt7622_scp_soc_data,
	},
	{ /* sentinel */ }
};

U_BOOT_DRIVER(mt7622_power_domain) = {
	.name = "mt7622_power_domain",
	.id = UCLASS_POWER_DOMAIN,
	.ops = &mtk_power_domain_ops,
	.probe = mtk_scpsys_probe,
	.of_match = mt7622_power_domain_ids,
	.priv_auto = sizeof(struct mtk_scpsys),
};