1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* (C) Copyright 2013
* Texas Instruments Incorporated.
* Sricharan R <[email protected]>
*
* Derived from OMAP4 done by:
* Aneesh V <[email protected]>
*
* TI OMAP5 AND DRA7XX common configuration settings
*
* For more details, please see the technical documents listed at
* https://www.ti.com/product/omap5432
*/
#ifndef __CONFIG_TI_OMAP5_COMMON_H
#define __CONFIG_TI_OMAP5_COMMON_H
/* Use General purpose timer 1 */
#define CFG_SYS_TIMERBASE GPT2_BASE
#include <linux/stringify.h>
#include <asm/arch/cpu.h>
#include <asm/arch/omap.h>
#include <configs/ti_armv7_omap.h>
/*
* Hardware drivers
*/
#define CFG_SYS_NS16550_CLK 48000000
/*
* Environment setup
*/
#ifndef DFUARGS
#define DFUARGS
#endif
#define BOOT_TARGET_DEVICES(func) \
func(TI_MMC, ti_mmc, na) \
func(MMC, mmc, 0) \
func(MMC, mmc, 1) \
func(PXE, pxe, na) \
func(DHCP, dhcp, na)
#define BOOTENV_DEV_TI_MMC(devtypeu, devtypel, instance) \
"bootcmd_ti_mmc= run get_name_kern; run mmcboot\0"
#define BOOTENV_DEV_NAME_TI_MMC(devtyeu, devtypel, instance) \
"ti_mmc "
#include <config_distro_bootcmd.h>
#define CFG_EXTRA_ENV_SETTINGS \
BOOTENV
/*
* SPL related defines. The Public RAM memory map the ROM defines the
* area between 0x40300000 and 0x4031E000 as a download area for OMAP5.
* On DRA7xx/AM57XX the download area is between 0x40300000 and 0x4037E000.
* We set CONFIG_SPL_DISPLAY_PRINT to have omap_rev_string() called and
* print some information.
*/
#ifdef CONFIG_TI_SECURE_DEVICE
/*
* For memory booting on HS parts, the first 4KB of the internal RAM is
* reserved for secure world use and the flash loader image is
* preceded by a secure certificate. The SPL will therefore run in internal
* RAM from address 0x40301350 (0x40300000+0x1000(reserved)+0x350(cert)).
*/
#define TI_OMAP5_SECURE_BOOT_RESV_SRAM_SZ 0x1000
/* If no specific start address is specified then the secure EMIF
* region will be placed at the end of the DDR space. In order to prevent
* the main u-boot relocation from clobbering that memory and causing a
* firewall violation, we tell u-boot that memory is protected RAM (PRAM)
*/
#if (CONFIG_TI_SECURE_EMIF_REGION_START == 0)
#define CFG_PRAM (CONFIG_TI_SECURE_EMIF_TOTAL_REGION_SIZE) >> 10
#endif
#else
/*
* For all booting on GP parts, the flash loader image is
* downloaded into internal RAM at address 0x40300000.
*/
#endif
#endif /* __CONFIG_TI_OMAP5_COMMON_H */
|
