summaryrefslogtreecommitdiff
path: root/network/wlan/WDI/HAL/rtl8723B/Hal8723BPhyCfg.h
blob: 997443ff29d370df69c545fcaa7700658c1e02a8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
/*****************************************************************************
 *	Copyright(c) 2008,  RealTEK Technology Inc. All Right Reserved.
 *
 * Module:	__INC_HAL8188EPHYCFG_H
 *
 *
 * Note:	
 *			
 *
 * Export:	Constants, macro, functions(API), global variables(None).
 *
 * Abbrev:	
 *
 * History:
 *		Data		Who		Remark 
 *      08/07/2007  MHC    	1. Porting from 9x series PHYCFG.h.
 *							2. Reorganize code architecture.
 * 
 *****************************************************************************/
 /* Check to see if the file has been included already.  */
#ifndef __INC_HAL8723BPHYCFG_H
#define __INC_HAL8723BPHYCFG_H


/*--------------------------Define Parameters-------------------------------*/
#define	IQK_DELAY_TIME_92E		10		//ms
#define	index_mapping_NUM_92E	15
#define 	AVG_THERMAL_NUM_92E	4

#define MAX_TXPWR_IDX_NMODE_92E	63

#define IQK_MAC_REG_NUM_92E	4
#define IQK_ADDA_REG_NUM_92E	16

#define HP_THERMAL_NUM_92E	8

#define IQK_BB_REG_NUM_92E	9

#define RF_PATH_MAX_92E		2


/*--------------------------Define Parameters-------------------------------*/


/*------------------------------Define structure----------------------------*/ 


/*------------------------------Define structure----------------------------*/ 


/*------------------------Export global variable----------------------------*/
/*------------------------Export global variable----------------------------*/


/*------------------------Export Marco Definition---------------------------*/
/*------------------------Export Marco Definition---------------------------*/


/*--------------------------Exported Function prototype---------------------*/
//1   1. BB register R/W API

extern	u4Byte	
PHY_QueryBBReg8723B(	IN	PADAPTER	Adapter,
								IN	u4Byte		RegAddr,
								IN	u4Byte		BitMask	);


VOID	
PHY_SetBBReg8723B(	IN	PADAPTER	Adapter,
								IN	u4Byte		RegAddr,
								IN	u4Byte		BitMask,
								IN	u4Byte		Data	);


extern	u4Byte	
PHY_QueryRFReg8723B(	IN	PADAPTER			Adapter,
								IN	u1Byte			eRFPath,
								IN	u4Byte			RegAddr,
								IN	u4Byte			BitMask	);


void	
PHY_SetRFReg8723B(	IN	PADAPTER			Adapter,
								IN	u1Byte			eRFPath,
								IN	u4Byte				RegAddr,
								IN	u4Byte				BitMask,
								IN	u4Byte				Data	);

//1 3. Initial BB/RF config by reading MAC/BB/RF txt.
RT_STATUS
phy_BB8723B_Config_ParaFile(
	IN	PADAPTER	Adapter
	);

RT_STATUS
PHY_RFConfig8723B(
	IN	PADAPTER	Adapter	
	);

//
// RF Power setting
//
BOOLEAN	
PHY_SetRFPowerState8723B(			IN	PADAPTER			Adapter, 
											IN	RT_RF_POWER_STATE	eRFPowerState);

//1 5. Tx  Power setting API
VOID
PHY_SetTxPowerIndex_8723B(
	IN	PADAPTER			Adapter,
	IN	u4Byte				PowerIndex,
	IN	u1Byte				RFPath,	
	IN	u1Byte				Rate
	);

u1Byte
PHY_GetTxPowerIndex_8723B(
	IN	PADAPTER			pAdapter,
	IN  u1Byte  			RFPath,
	IN	u1Byte				Rate,	
	IN	CHANNEL_WIDTH		BandWidth,	
	IN	u1Byte				Channel
	);

VOID	
PHY_GetTxPowerLevel8723B(			
	IN	PADAPTER		Adapter,
	OUT ps4Byte    		powerlevel	
	);

VOID	
PHY_SetTxPowerLevel8723B(			
	IN	PADAPTER		Adapter,
	IN	u1Byte			channel	
	);

BOOLEAN
PHY_UpdateTxPowerDbm8723B(		IN	PADAPTER	Adapter,
											IN	s4Byte		powerInDbm	);

//1 5. BandWidth setting API

VOID
PHY_SetBWModeWorkItemCallback8723B(
	IN PVOID            pContext
	);


VOID	
PHY_SetBWModeTimerCallback8723B(	IN	PRT_TIMER		pTimer	);

VOID
PHY_HandleSetBWMode8723B(	IN	PADAPTER			pAdapter,
									IN	CHANNEL_WIDTH	ChnlWidth,
									IN	EXTCHNL_OFFSET	Offset	);


//1 6. Channel setting API

void	
PHY_SwChnlTimerCallback8723B(		IN	PRT_TIMER		pTimer	);

void	
PHY_HandleSwChnl8723B(		IN	PADAPTER		pAdapter,
									IN	u1Byte			channel	);

void	
PHY_SwChnlSynchronously8723B(	IN	PADAPTER		pAdapter,
									IN	u1Byte			channel	);
VOID
PHY_SwChnlWorkItemCallback8723B(
	IN PVOID            pContext
	);

#if 0

//1 7.	IQK

void	
PHY_IQCalibrate_8188E(	IN	PADAPTER	pAdapter,	
							IN	BOOLEAN 	bReCovery);


//
// LC calibrate
//
void	
PHY_LCCalibrate_8188E(		IN	PADAPTER	pAdapter);

//
// AP calibrate
//
void	
PHY_APCalibrate_8188E(		IN	PADAPTER	pAdapter,
							IN 	s1Byte		delta);
void	
PHY_DigitalPredistortion_8188E(		IN	PADAPTER	pAdapter);

#endif

extern VOID 
PHY_SetRFPathSwitch_8723B(	IN	PADAPTER	pAdapter,
							IN  BOOLEAN		bMain);

extern BOOLEAN 
PHY_QueryRFPathSwitch_8723B(	IN	PADAPTER	pAdapter);


void	
PHY_SetMonitorMode8723B(IN	PADAPTER	pAdapter,
										IN	BOOLEAN		bEnableMonitorMode	);

#if (USE_WORKITEM || PCI_USE_WATCHDOG_WI)
VOID
RtCheckForHangWorkItemCallback8723B(
                IN PVOID   pContext
);
#endif

VOID 
PHY_ScanOperationBackup8723B(	IN	PADAPTER	Adapter,
										IN	u1Byte		Operation	);



BOOLEAN 
HalSetIO8723B(					IN	PADAPTER			Adapter,
									IN	IO_TYPE				IOType);

VOID
PHY_HandleSwChnl8723B(	// Call after initialization
	IN	PADAPTER	pAdapter,
	IN	u1Byte		channel
	);


#if USE_WORKITEM	
void SetIOWorkItemCallback8723B( IN PVOID            pContext );
#endif
void SetIOTimerCallback8723B( IN PRT_TIMER		pTimer);



BOOLEAN
SetAntennaConfig8723B(
	IN	PADAPTER	Adapter,
	IN	u1Byte		DefaultAnt	
	);

RT_STATUS
PHY_SwitchWirelessBand8723B(
	IN PADAPTER		 Adapter,
	IN u1Byte		Band
	);

u4Byte PHY_GetTxBBSwing_8723B(
	IN	PADAPTER	Adapter,
	IN	BAND_TYPE 	Band,
	IN  u1Byte 		RFPath
	);

VOID
HAL_HandleSwChnl8723B(	// Call after initialization
	IN	PADAPTER	pAdapter,
	IN	u1Byte		channel
	);

VOID
PHY_HandleSwChnlAndSetBW8723B(
	IN	PADAPTER			Adapter,
	IN	BOOLEAN				bSwitchChannel,
	IN	BOOLEAN				bSetBandWidth,
	IN	u1Byte				ChannelNum,
	IN	CHANNEL_WIDTH	ChnlWidth,
	IN	EXTCHNL_OFFSET	ExtChnlOffsetOf40MHz,
	IN	EXTCHNL_OFFSET	ExtChnlOffsetOf80MHz,
	IN	u1Byte				CenterFrequencyIndex1
	);

VOID
PHY_BB8723B_Config_1T(
	IN PADAPTER Adapter
	);

VOID
PHY_SwChnlAndSetBWModeCallback8723B(
	IN PVOID            pContext
	);

VOID
PHY_InitAntennaSelection8723B(
	IN PADAPTER Adapter
	);

VOID
PHY_SetIO_8723B(
    PADAPTER		pAdapter
    );

#endif	// __INC_HAL8188EPHYCFG_H