summaryrefslogtreecommitdiff
path: root/bsp/hc32/libraries/hc32_drivers/drv_usart.c
AgeCommit message (Collapse)Author
2026-09-16[HC32][BSP] Delete PM_TICKLESS_TIMER_ENABLE_MASK in pm_config.h, modify ↵Leeto
'NAME_MAX' to 24 #11798
2026-07-14[HC32] Add HC32F4A2/HC32F467 BSP supportLeeto1970
- Add chip macro for driver - Modify 'IDLE_THREAD_STACK_SIZE' to 512 - Modify 'HWTIMER' to 'CLOCK_TIMER' - Use 'clang-format' format driver and BSP code - Fix SPI clock division configuration
2025-07-18Add ev_hc32f334_lqfp64 board and update package relation. #10522Jamie
2025-04-29[hc32] Add the ev_hc32f4a8_lqfp176 board and modify some bsp drivers. (#10233)Jamie
* [hc32] Add the ev_hc32f4a8_lqfp176 board and modify some bsp drivers.
2024-11-09[bsp/hc32] fix uart dma if gcc optimization level is not noneliuchao
2024-04-29[HC32] support HC32F472 & remove residual fileschengy2
2024-03-07[BSP][HC32] drv_usart.c fix macro switch errorsp-cai
2024-02-22[bsp][hc32] support hc32f448skllii
2024-01-16[bsp][hc32]更正pin和usart初始化顺序(bug fix)yangpengya
#8480 #8458
2024-01-09[hc32] Add some bsp drivers. (#8480)Jamie
2024-01-02[bsp][hc32]更正pin和usart初始化顺序yangpeng
2023-02-07rt_device_write/read return data type as rt_ssize_tMeco Man
rt_ssize_t can give negative error code, which follows the unix style correctly
2022-07-30modify precompile waring for uart,spi driver.JamieTx
2022-06-21接收错误中断未触发的问题ueJone
/* Enable error interrupt */ NVIC_EnableIRQ(uart->config->rxerr_irq.irq_config.irq_num); 上述代码使能错误接收中断后需要使能串口的接收中断`USART_INT_RX`才可以正常触发中断
2022-06-09修复多串口的描述符被覆盖的问题 (#6051)ueJone
[bsp][HC32] 修复使用多串口的描述符被覆盖的问题
2022-05-31Hc32 pr (#6003)levizhxl
* HC32F460 supported Co-authored-by: JamieTx <[email protected]> Co-authored-by: Jamie <[email protected]>
2022-05-06Add the BSP of HC32 series. (#5905)Jamie
* Add the BSP of HC32 series.