summaryrefslogtreecommitdiff
path: root/ports/xtensa/xcc/src/xtensa_coproc_handler.S
diff options
context:
space:
mode:
authorFrédéric Desbiens <[email protected]>2026-03-06 19:27:49 +0100
committerGitHub <[email protected]>2026-03-06 19:27:49 +0100
commit3726d7906b4808bfec7855fc088e073199df9120 (patch)
tree8789bfd03d1d49e1967e80d04aa4ff606fda43eb /ports/xtensa/xcc/src/xtensa_coproc_handler.S
parent4b6e8100d932a3a67b34c6eb17f84f3bffb9e2ae (diff)
parentc3259a216026372e3833dd8996a68f77e8595fbd (diff)
Merge pull request #510 from eclipse-threadx/devv6.5.0.202601_rel
Merge changes ahead of the v6.5.0.202601 release
Diffstat (limited to 'ports/xtensa/xcc/src/xtensa_coproc_handler.S')
-rw-r--r--ports/xtensa/xcc/src/xtensa_coproc_handler.S14
1 files changed, 4 insertions, 10 deletions
diff --git a/ports/xtensa/xcc/src/xtensa_coproc_handler.S b/ports/xtensa/xcc/src/xtensa_coproc_handler.S
index 33de2070..0540d633 100644
--- a/ports/xtensa/xcc/src/xtensa_coproc_handler.S
+++ b/ports/xtensa/xcc/src/xtensa_coproc_handler.S
@@ -28,12 +28,6 @@
/* Xtensa coprocessor handling routines. This code is only active if */
/* one or more coprocessors are present. */
/* */
-/* RELEASE HISTORY */
-/* */
-/* DATE NAME DESCRIPTION */
-/* */
-/* 12-31-2020 Cadence Design Systems Initial Version 6.1.3 */
-/* */
/**************************************************************************/
@@ -225,7 +219,7 @@ _xt_coproc_handler:
_tx_thread_coproc_state:
- // return ( _tx_thread_system_state == 0 && _tx_thread_current_ptr != 0
+ // return ( _tx_thread_system_state == 0 && _tx_thread_current_ptr != 0
// ? (&_tx_thread_current_ptr->tx_thread_cp_state) : 0 )
movi a15, _tx_thread_system_state // check if interrupt state
@@ -512,15 +506,15 @@ _xt_coproc_exc:
.global _xt_coproc_exc
.type _xt_coproc_exc,@function
.align 4
-
+
_xt_coproc_exc:
-
+
mov a0, sp // Allocate stack frame
addi sp, sp, -XT_STK_FRMSZ
s32i a0, sp, XT_STK_A1 // save SP
#if XCHAL_HAVE_WINDOWED
s32e a0, sp, -12 // for debug backtrace
-#endif
+#endif
rsr a0, PS
s32i a0, sp, XT_STK_PS // save PS
rsr a0, EPC_1