summaryrefslogtreecommitdiff
path: root/src/portable/synopsys/dwc2/dwc2_bcm.h
AgeCommit message (Collapse)Author
2026-07-02license: use SPDX identifiers for src/ headers (#3749)Ha Thach
* license: use SPDX identifiers for src/ headers Replace the full ~20-line MIT license boilerplate on every src/ file with a two-line SPDX tag (SPDX-FileCopyrightText + SPDX-License-Identifier), following the REUSE convention used by CircuitPython and the Linux kernel. Removes ~3500 lines of duplicated boilerplate.
2026-04-10add dwc2_clock_init() to have nrf54 initial sequence. currently stub for ↵hathach
other ports. add board_uart_read() for nrf
2026-04-09rename ep_fifo_size (bytes) to otg_dfifo_depth (words)hathach
2026-03-05add hs_phy_type parameter to dwc2_phy_deinit for selective PHY ↵hathach
deinitialization across all MCUs
2026-03-04add PHY deinitialization support for DWC2 driver across all MCUshathach
2025-10-28fix Identifiers that start with '__' or '_[A-Z]' are reserved.hathach
fix compiling with nuc family
2024-04-25Fix DMA FIFO reservation.HiFiPhile
2022-06-04update all dwc2 ports to support new dynamic controller supporthathach
2022-01-05Add Raspberry Pi Zero W and Zero 2 WScott Shawcroft
These are different Broadcom chips. The peripherals are essentially the same. The main differences are: * The CPU(s) * The interrupt controller * The peripheral base address (but not the peripherals that we use)
2021-11-22use USB_OTG_GLOBAL_BASE instead of hard code valuehathach
2021-11-04add hint/question with ISBhathach
2021-11-04fix issue with bcm2711 caching issue by ading ISB() after dwc2_dcd_int_enable90hathach
also add hwcfg_list for reference
2021-11-03clean uphathach
2021-10-30add support for EFM32GGhathach
merge GG12 GG12 to simply OPT_MCU_EFM32GG
2021-10-29skip snpsid check for gd32, abstract phyfs turnaround, set max timeout ↵hathach
calibration. still has issue with gd32 with msc (does work with running with rtt as log).
2021-10-28support bcm2711 on pi4, enhance dcd init with utmi and ulpi hs phyhathach