diff options
| author | Rajeshwari Shinde <[email protected]> | 2012-07-03 20:02:58 +0000 |
|---|---|---|
| committer | Albert ARIBAUD <[email protected]> | 2012-09-01 14:58:23 +0200 |
| commit | 10bc1a7f49b2efec3eddca18949d28ad053f40bb (patch) | |
| tree | 4cffef2e3598c26d5194befa20fd1f3e42cfc722 /arch/arm/include | |
| parent | 6071bcaec1cbbdd2679f9abdd36dfe16114bc315 (diff) | |
EXYNOS5: CLOCK: Add BPLL support
This patch adds support for BPLL clock.
Signed-off-by: Rajeshwari Shinde <[email protected]>
Acked-by: Joonyoung Shim <[email protected]>
Signed-off-by: Minkyu Kang <[email protected]>
Diffstat (limited to 'arch/arm/include')
| -rw-r--r-- | arch/arm/include/asm/arch-exynos/clk.h | 1 | ||||
| -rw-r--r-- | arch/arm/include/asm/arch-exynos/clock.h | 2 |
2 files changed, 3 insertions, 0 deletions
diff --git a/arch/arm/include/asm/arch-exynos/clk.h b/arch/arm/include/asm/arch-exynos/clk.h index 72dc655ec1d..552902573ff 100644 --- a/arch/arm/include/asm/arch-exynos/clk.h +++ b/arch/arm/include/asm/arch-exynos/clk.h @@ -27,6 +27,7 @@ #define EPLL 2 #define HPLL 3 #define VPLL 4 +#define BPLL 5 unsigned long get_pll_clk(int pllreg); unsigned long get_arm_clk(void); diff --git a/arch/arm/include/asm/arch-exynos/clock.h b/arch/arm/include/asm/arch-exynos/clock.h index bf41c1959f1..fce38efbb25 100644 --- a/arch/arm/include/asm/arch-exynos/clock.h +++ b/arch/arm/include/asm/arch-exynos/clock.h @@ -599,4 +599,6 @@ struct exynos5_clock { #define MPLL_FOUT_SEL_SHIFT 4 #define MPLL_FOUT_SEL_MASK 0x1 +#define BPLL_FOUT_SEL_SHIFT 0 +#define BPLL_FOUT_SEL_MASK 0x1 #endif |