summaryrefslogtreecommitdiff
path: root/arch/riscv/cpu/jh7110
AgeCommit message (Expand)Author
2026-03-17eeprom: starfive: Simplify get_ddr_size_from_eeprom()Hal Feng
2025-02-03riscv: cpu: jh7110: fallback to generic cleanup_before_linux()Yao Zi
2024-12-18riscv: cpu: jh7110: Sort the list of imply statementsHal Feng
2024-12-18dts: starfive: Switch to using upstream DTHal Feng
2024-10-11arch: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILDSimon Glass
2024-05-02board: starfive: Rename spl_soc_init() to spl_dram_init()Lukas Funke
2023-10-24riscv: Remove common.h usageTom Rini
2023-09-05riscv: cpu: jh7110: Imply SPL_SYS_MALLOC_CLEAR_ON_INITShengyu Qu
2023-08-15common: return type board_get_usable_ram_topHeinrich Schuchardt
2023-08-10riscv: cpu: jh7110: Select SPL_ZERO_MEM_BEFORE_USEShengyu Qu
2023-08-10riscv: Add SPL_ZERO_MEM_BEFORE_USE implementationShengyu Qu
2023-08-10riscv: starfive: Add SYS_CACHE_SHIFT_6 to enable SYS_CACHELINE_SIZEMinda Chen
2023-07-12riscv: Rename SiFive CLINT to RISC-V ALINTBin Meng
2023-07-12ram: starfive: Read memory size information from EEPROMYanhong Wang
2023-04-20riscv: cpu: jh7110: Add Kconfig for StarFive JH7110 SoCYanhong Wang
2023-04-20riscv: cpu: jh7110: Add support for jh7110 SoCYanhong Wang