| Age | Commit message (Collapse) | Author |
|
Extend the existing driver to support the SCIF serial ports on the
Renesas RZ/G2L (R9A07G044) SoC. This also requires us to ensure that if
there is a reset signal defined in the device tree, it is de-asserted
before we try to talk to the SCIF module.
Signed-off-by: Paul Barker <[email protected]>
Reviewed-by: Biju Das <[email protected]>
Reviewed-by: Lad Prabhakar <[email protected]>
Reviewed-by: Marek Vasut <[email protected]>
Tested-by: Marek Vasut <[email protected]> # R-Car H3 Salvator-XS
|
|
Provide the basic HSCIF support for R-Car SoC.
Reviewed-by: Marek Vasut <[email protected]>
Signed-off-by: Hai Pham <[email protected]>
Signed-off-by: Marek Vasut <[email protected]>
[Marek: Fill in HSSRR offset for Gen2 and SCBRR calculation for Gen2 and Gen3]
Reviewed-by: Simon Glass <[email protected]>
|
|
Add R-Car Gen4 family support. The basic function is as same as previous
R-Car Generation.
Reviewed-by: Marek Vasut <[email protected]>
Signed-off-by: Hai Pham <[email protected]>
Signed-off-by: Marek Vasut <[email protected]>
[Marek: Swap RZ/A1 and Gen4 to keep the GenN sequence, use RCAR_64]
|
|
Make the indent of these macro elements consistent with the
rest of this table. No functional change.
Signed-off-by: Marek Vasut <[email protected]>
|
|
This option does not exist, so the code attached to it is not used. Drop
it.
Signed-off-by: Simon Glass <[email protected]>
|
|
Perform a simple rename of CONFIG_SCIF_A to CFG_SCIF_A
Signed-off-by: Tom Rini <[email protected]>
|
|
This CPU core is old, no boards using the CPU are left in mainline,
it has no prospects of ever being converted to DM, drop it.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Chris Brandt <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
Cc: Vladimir Zapolskiy <[email protected]>
Cc: Yoshihiro Shimoda <[email protected]>
|
|
This CPU core is old, no boards using the CPU are left in mainline,
it has no prospects of ever being converted to DM, drop it.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Chris Brandt <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
Cc: Vladimir Zapolskiy <[email protected]>
Cc: Yoshihiro Shimoda <[email protected]>
|
|
Drop unused macros from the header to clean it up.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Chris Brandt <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
Cc: Vladimir Zapolskiy <[email protected]>
Cc: Yoshihiro Shimoda <[email protected]>
|
|
There is no RTS7751R2D support in U-Boot, drop all the RTS7751R2D macros.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Chris Brandt <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
Cc: Vladimir Zapolskiy <[email protected]>
Cc: Yoshihiro Shimoda <[email protected]>
|
|
There is no SH2007 support in U-Boot, drop all the SH2007 macros.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Chris Brandt <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
Cc: Vladimir Zapolskiy <[email protected]>
Cc: Yoshihiro Shimoda <[email protected]>
|
|
There is no H8 support in U-Boot, drop all the H8 macros.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Chris Brandt <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
Cc: Vladimir Zapolskiy <[email protected]>
Cc: Yoshihiro Shimoda <[email protected]>
|
|
Add support for RZ/A1 SoC specifics.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Chris Brandt <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
|
|
There are no more boards using this CPU and there is no prospect
of any boards showing up soon, remove it.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Chris Brandt <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
Cc: Vladimir Zapolskiy <[email protected]>
Cc: Yoshihiro Shimoda <[email protected]>
|
|
There are no more boards using this CPU and there is no prospect
of any boards showing up soon, remove it.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Chris Brandt <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
Cc: Vladimir Zapolskiy <[email protected]>
Cc: Yoshihiro Shimoda <[email protected]>
|
|
Add support for RZ/A1 series SoCs.
Signed-off-by: Chris Brandt <[email protected]>
|
|
Use the common RCAR_GEN2 config option instead of enumerating
each SoC and having a lengthy ifdef clause. No functional change.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
|
|
Unify the CONFIG_R8A7795 and CONFIG_R8A7796 as CONFIG_RCAR_GEN3
so that every time we add a new SoC, we won't have to add more
stuff to this list.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
|
|
Signed-off-by: Hiroyuki Yokoyama <[email protected]>
Cc: Hiroyuki Yokoyama <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
|
|
BLANCHE is development board based on R-Car V2H SoC (R8A7792)
This commit supports the following periherals:
- SCIF, Ethernet, QSPI, MMC
Signed-off-by: Masakazu Mochizuki <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
This can be used in the same way as other R-CAR serial setting.
Signed-off-by: Hiroyuki Yokoyama <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
Add SCIFA console interface for R-Car Gen2 SoCs.
SCIFA has different registers offsets and sizes then SCI. Hence it needs to
put it's macro definitions separately.
Signed-off-by: Vladimir Barinov <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
The formula to calculate SCIF BRR for R-Car H2/M2/E2 SoCs is as follows:
BRR = pclk / (64 * 2^(2n-1) * baudrate) - 1,
the prescaler is 0 due to SCSMR settings, hence n=0
Also SCSCR must be set to use internal or external clock source.
Signed-off-by: Vladimir Barinov <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
This adds driver model support with this driver. This was tested by Koelsch
board and Gose board.
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
Acked-by: Simon Glass <[email protected]>
|
|
This commit moves CONFIG_SH2, CONFIG_SH2A, CONFIG_SH3, CONFIG_SH4
to Kconfig renaming into CONFIG_CPU_SH2, CONFIG_CPU_SH2A,
CONFIG_CPU_SH3, CONFIG_CPU_SH4, respectively because
arch/sh/Kconfig of Linux uses CONFIG_CPU_SH* convention.
Signed-off-by: Masahiro Yamada <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
The baud rate setting of external clock is enabled.
Signed-off-by: Hisashi Nakamura <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
This adds the preset value to register for R8A7793.
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
R8A7780 and R7A7791 of rmobile supports External Clock mode, and these uses
different from Internal Clock mode registers and calculations to the baud rate
setting. This adds function for External Clock mode.
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
R8A7794 has DL and CKS register, and these registers are used in external clock
mode. This adds support these for R8A7794.
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
This adds the preset value to register for R8A7794.
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
Signed-off-by: Yoshihiro Shimoda <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
This adds the preset value to register for R8A7791.
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
This adds the preset value to register, and setup of baudrate.
Signed-off-by: Kouei Abe <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
Signed-off-by: Yoshihiro Shimoda <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
The serial device of R8A7740 has the same structure as SH7372 of SH, etc.
Signed-off-by: Hideyuki Sano <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
The serial device of SH73A0 has the same structure as SH7372 of SH, etc.
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
This is an sh2a device (max 266MHz) with FPU, video display
controller (VDC), 8 serial ports, 4 I2C channels, 3 CAN ports,
SD and on-chip USB.
The RSK2+SH7269 board uses the SH7269 processor. It is often
referred to as just rsk7269.
Signed-off-by: Phil Edworthy <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
The generalised calculation of the serial bit rate reg also applies
to sh7264, it was just the clock speed that was set incorrectly.
Signed-off-by: Phil Edworthy <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
The rsk7264 (also know as rsk2+sh7264) is an SH2A based board
with 64MB NAND flash and 64MB SDRAM. It is very similar to the
rsk7203 board.
Signed-off-by: Phil Edworthy <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
The serial of ap325rxa has it of two kinds, and the setting of
the clock is different.
Because there was a problem by function to judge serial kind,
this revised it.
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
I copied the setting of CPU from Linux kernel and commonized it.
By this, we can communalize a kernel and information.
And added the serial setting of many CPU's.
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|