summaryrefslogtreecommitdiff
path: root/arch/riscv/cpu/jh7110/Kconfig
blob: fa47e55226ef4cd7ce19299bb33e749143acf35b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
# SPDX-License-Identifier: GPL-2.0+
#
# Copyright (C) 2022 StarFive Technology Co., Ltd.

config STARFIVE_JH7110
	bool
	select ARCH_EARLY_INIT_R
	select CLK_JH7110
	select CPU
	select CPU_RISCV
	select RAM
	select RESET_JH7110
	select SUPPORT_SPL
	select SPL_RAM if SPL
	select SPL_STARFIVE_DDR
	select SYS_CACHE_SHIFT_6
	select SPL_ZERO_MEM_BEFORE_USE
	select PINCTRL_STARFIVE_JH7110
	imply SMP
	imply SPL_RISCV_ACLINT
	imply SIFIVE_CACHE
	imply SPL_SYS_MALLOC_CLEAR_ON_INIT
	imply SPL_LOAD_FIT
	imply SPL_CPU
	imply SPL_OPENSBI
	imply OF_UPSTREAM
	imply SIFIVE_CCACHE
	imply MMC
	imply MMC_BROKEN_CD
	imply MMC_SPI
	imply SPI
	imply RISCV_TIMER if (RISCV_SMODE || SPL_RISCV_SMODE)