| Age | Commit message (Expand) | Author |
|---|---|---|
| 2024-12-18 | riscv: cpu: jh7110: Sort the list of imply statements | Hal Feng |
| 2024-12-18 | dts: starfive: Switch to using upstream DT | Hal Feng |
| 2023-09-05 | riscv: cpu: jh7110: Imply SPL_SYS_MALLOC_CLEAR_ON_INIT | Shengyu Qu |
| 2023-08-10 | riscv: cpu: jh7110: Select SPL_ZERO_MEM_BEFORE_USE | Shengyu Qu |
| 2023-08-10 | riscv: starfive: Add SYS_CACHE_SHIFT_6 to enable SYS_CACHELINE_SIZE | Minda Chen |
| 2023-07-12 | riscv: Rename SiFive CLINT to RISC-V ALINT | Bin Meng |
| 2023-04-20 | riscv: cpu: jh7110: Add Kconfig for StarFive JH7110 SoC | Yanhong Wang |
 |
index : u-boot.git | |
| Unnamed repository; edit this file 'description' to name the repository. |
| summaryrefslogtreecommitdiff |