summaryrefslogtreecommitdiff
path: root/libcpu/arm/cortex-m4/context_iar.S
AgeCommit message (Collapse)Author
2025-09-28fix:Fixed compilation error for libcpu/cortex-m4. (#10756)R b b666
2025-08-19[libcpu][cortex-m4]Added HardFault_Handler to save floating point registers.Rbb666
2024-08-29[libcpu][arm][cortex-m4] allows rewrite to interrupt enable/disable api to ↵Evlers
support independent interrupts management
2022-04-08[libcpu/arm]: add dsb and isb instructions in the end of ↵blta
rt_hw_context_switch_to (#5748)
2020-05-30set Systick interrupt priority to the lowestaozima
2019-01-07[libcpu] Add SConscript in libcpu.Bernard Xiong
2018-07-25[libcpu][comtex-m4] enhancement hard fault exception handler.aozima
2018-01-31[libcpu]: fixed #1196 FPU FPCA issue.aozima
2017-08-18update libcpu: ensure fault enable.aozima
2014-07-31Fix some spell error;aozima
2013-06-23update libcpu/arm/cortex-m4: support lazy stack optimized.aozima
2013-06-22update libcpu/arm/cortex-m4: restore MSP.aozima
2013-01-08convert end of lineBernard Xiong
2012-02-18update libcpu cortex-m4.wuyangyong
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@1967 bbd45198-f89e-11dd-88c7-29a3b14d5316
2012-02-16IAR not support VSTMFD and VLDMFD, use VSTMDB and VLDMIA.wuyangyong
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@1947 bbd45198-f89e-11dd-88c7-29a3b14d5316
2011-12-31support context switch load/store FPU register.wuyangyong
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@1901 bbd45198-f89e-11dd-88c7-29a3b14d5316
2011-10-20add STM32F40x porting (uncompleted)[email protected]
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@1770 bbd45198-f89e-11dd-88c7-29a3b14d5316